

BOTH REGISTERS STORE THE LAST DATA EXCHANGED




FIG.1A

ONLY INVERTED BITS ARE
TRANSFERRED AS PULSES




FIG.1B

FIG.2





FIG.3






FIG. 4

FIG.5





FIG.6






FIG.7

FIG.8





FIG.9







FIG. 10

FIG.11







FIG. 12

FIG.13



IN
/IN
CS1
/CS1
N1
N2
N3
N4
N5
N6
OUT FROM
COMPARATOR 1
OUT FROM
COMPARATOR 2
INTERNAL
COMMAND
COMMAND
/CS
Refresh
Write1
Write2
Write3
INVERSION
NO INVERSION
INVERSION
NO INVERSION





FIG. 14

FIG.15






FIG. 16





FIG.18




FIG. 19




FIG.20




FIG.21




FIG.22





FIG.23






FIG.24A

DATA TO BE TRANSFERRED (INVERTED BITS ONLY)
BOTH REGISTERS STORE REPRESENTATIVE DATA
REPRESENTATIVE DATA IS TRANSFERRED FIRST.
THEN SIGNAL INDICATING WHICH BITS ARE TO BE INVERTED IS TRANSFERRED.




FIG.24B

FIG.25




FIG.26




FIG.27

